


DEPFET Pixel Detectors for Particle and Astrophysics




- DEPFET Principle
- Single Pixel characteristics
- DEPFET prototypes for
 - XEUS
 - ILC Vertex detection

UNIVERSITÄT
MANNHEIM

SI LAB




*MPI HLL in collaboration with the
Universities of Bonn and Mannheim*




DEPFET Principle

J. Kemmer & G. Lutz, 1987





Depleted P-channel FET



- fully depleted sensitive volume
- internal amplification
- Charge collection in "off" state, read out on demand



DEPFET Principle



TeSCA 3D Simulation by K.Gärtner, WIAS, Berlin

- fully depleted sensitive volume
- internal amplification
- Charge collection in "off" state, read out on demand


DEPFET Principle



Circuit schematic


- fully depleted sensitive volume
- internal amplification
- Charge collection in "off" state, read out on demand

Overview: Types and Applications





X-ray imaging spectroscopy → XEUS

- pixel size: $100\mu\text{m}$
- r/o time per row: $2.5\mu\text{s}$
- Noise: $\approx 4\text{ el ENC}$



Particle tracking → vertex detector at ILC



- pixel size: $25\mu\text{m}$
- r/o time per row: $20..40\text{ns}$
- Noise: $\approx 100\text{ el ENC}$
- thin detectors: $\approx 50\mu\text{m}$



X-ray (imaging) spectroscopy
DEP-FET MacroPixel

- pixel size: 100s of μm

Source Follower vs Drain Readout



- Constant bias current I_{Bias}
- Change in channel conductivity translates into ΔV_{Source}
- Low noise due to direct voltage amplification
- Speed depends on overall source capacitance ($\approx \mu s$)



- Drain voltage kept constant
- Change in channel conductivity translates into ΔI_{Drain}
- Control of all bias parameters
- Fast(!) - signal rise time limited by R_{in} , gate settling time... ($\approx ns$)

● Internal Amplification g_q





transconductance of the internal gate

$$g_q = \frac{dI_D}{dQ} = -\frac{\mu_p}{L^2} (V_{GS} - V_{th})$$





● Measurement of g_q

- Drain readout setup
- Measurement of g_q in **dynamic mode** using charge integration
- Fixed clear frequency, illumination with ^{55}Fe source
- Sampling output voltage after integration, before clear process
- Additional precharge by laser every second cycle to check linearity
- Result: **Pulse height spectrum**





Measurement of g_q



- Measured g_q values meet expectations from simulations
- No dependence on precharge in observed range
- Charge handling capacity $O(10^5)$ electrons

Radiation Effects

Gate Dielectrics $t > 200\text{nm}$




1. positive oxide charge and positively charged oxide traps have to be compensated by a more negative gate voltage: **negative shift of the threshold voltage**
2. increased density of interface traps: **higher 1/f noise and reduced mobility (g_m)**

- Threshold voltage shift





GSF - National Research Center for Environment and Health, Munich
⁶⁰Co (1.17 MeV and 1.33 MeV)



No annealing during irradiation
 → ~ 3 days irradiation
 Dose rate: ≈ 20 krad(SiO₂)/h



● Transconductance and subthreshold slope



No change in the transconductance g_m



$$N_{it} = \frac{C_{ox}}{kT} \cdot \ln(10) \cdot (s_{D2} - s_{D1})$$




300 krad $\rightarrow N_{it} \approx 2 \cdot 10^{11} \text{ cm}^{-2}$

912 krad $\rightarrow N_{it} \approx 7 \cdot 10^{11} \text{ cm}^{-2}$


Literature:
After 1Mrad 200 nm (SiO₂):
 $N_{it} \approx 10^{13} \text{ cm}^{-2}$

● ^{55}Fe Spectrum (single pixel)



non-irradiated
 $V_{\text{thresh}} \approx -0.2\text{V}$, $V_{\text{gate}} = -2\text{V}$
 $I_{\text{drain}} = 41 \mu\text{A}$
 time cont. shaping $\tau = 10 \mu\text{s}$


Noise ENC = $1.6 e^-$ (rms)
 at $T > 23 \text{ degC}$



912 krad ^{60}Co
 $V_{\text{thresh}} \approx -4.0\text{V}$, $V_{\text{gate}} = -6.0\text{V}$
 $I_{\text{drain}} = 40 \mu\text{A}$
 time cont. shaping $\tau = 10 \mu\text{s}$



Noise ENC = $3.5 e^-$ (rms)
 at $T > 23 \text{ degC}$

- Noise vs. shaping time τ



$$ENC = \sqrt{\underbrace{\alpha \frac{2kT}{g_m} C_{tot}^2 A_1 \frac{1}{\tau}}_{\text{Therm. noise}} + \underbrace{2\pi a_f C_{tot}^2 A_2}_{1/f} + \underbrace{q I_L A_3 \tau}_{I_L}}$$

- Noise vs. shaping time τ




$$ENC = \sqrt{\underbrace{\alpha \frac{2kT}{g_m} C_{tot}^2 A_1 \frac{1}{\tau}}_{\text{Therm. noise}} + \underbrace{2\pi a_f C_{tot}^2 A_2}_{1/f} + \underbrace{q I_L A_3 \tau}_{I_L}}$$

● Matrix integration




Common Drain or Source ●



Auxiliary ASICs needed:

- Switching circuitry (for rows) → "SWITCHER"
- Analog front-end circuit (for columns) → "CAMEX" or "CURO"


Matrix signal



● Clear Efficiency



- Study mini matrix devices in **laser setup**
- Scan wide parameter space of Clear Gate and Clear Voltage
- Study various designs, geometries (length of clear gate) and operating conditions (static or clocked clear gate)




Complete clear achieved with static clear gate !
Required voltages are small (5-7V) - very important for future SWITCHER!

● Fast Clearing




- Study clear efficiency for **short clear pulses**

Device with common clear gate



Complete clear in only 10-20 ns @ $\Delta V_{\text{clear}} = 11-7 V$

● The XEUS mission



Status:
Mission under assessment

- :- Payload definition completed
- :- PDD (strawman payload)
- :- Feasibility study ← **Now!**
- :- Decision: end 2006 / beg. 2007



Launch ~ 2015+



Mission concept:

- Increased focal length (35m - 50 m)
- X-ray telescope consisting of two satellites
- Energy range: 0.1 - 40 keV
- Mirror area 2m² at 6keV and 5m² at 1keV

- Baseline instrumentation





Core payload complement:

1:- Wide Field Imager: DEPFET APS



2:- Narrow Field Imager

option 1: superconducting tunnel junctions at 250 mK

option 2: micro calorimeter at 50 mK




● XEUS prototype




- p+ drain
- polysilicon gate
- p+ source
- polysilicon clear gate
- n+ clear

DEPFET XEUS Prototype

- 75x75 μm^2 pixel
- 64x64 pixel matrix



● XEUS prototype - Spectroscopy



Conditions


- Nitrogen atmosphere
- Temperature: -50°C
- Frame rate 300 Hz
- Pixel current $30\ \mu\text{A}$
- Line processing time $25\ \mu\text{s}$
- "frontside" illumination

Energy resolution:
126 eV FWHM @ Mn-K α Line
corresponding to 4.9 e⁻ ENC


- Imaging with ^{55}Fe




- Illumination from backside
- Baffle: 300 μm thick silicon
- Minimal structure size: 150 μm
- Exposure ca. 100000 frames



- Contour plot from ADU maps



- Hitmap with 100 ADU threshold




● Generic Layout of the ILC Vertex Detector



- $\sigma_d \leq 5 \mu\text{m} \oplus 10 \mu\text{m}/(p \cdot \sin^{3/2}\Theta)$
- pixel size: 20-30 μm
- low mass: 0.1 % X_0 per layer
- fast(!): 20 - 40 ns/row



TESLA TDR Design



1st layer module: **100x13 mm²**, 2nd-5th layer : **125x22 mm²** → $\Sigma 120$ modules


- Compact linear DEPFETs

smallest pixel cell $22.5 \times 36 \mu\text{m}^2$
 limited by technology: smallest feature size $\approx 2\mu\text{m}$




Double pixel cells:
 reduces the required read out speed by 2 → doubles the number of readout channels

- Module Concept: "all-silicon module"



● ILC Prototype System



Gate Switcher

DEPFET Matrix
64x128 pixels, $36 \times 28.5 \mu\text{m}^2$

Clear Switcher


Current Readout
CUROI

- 2 analog MUX outputs with
- 64 channels each
- Can switch up to 25 V
- 0.8 μm AMS HV technology
- radhard version in progress

- current based 128 channel readout chip
- 50 MHz band width in the f/e
- On-chip pedestal subtraction by switched current technique (CDS)
- Real time hit finding and zero suppression
- 0.25 μm CMOS technology (radhard design)

See Poster 231, Marcel Trimpl:
"A DEPFET Pixel System for the ILC Vertex Detector"

● Testbeam at DESY, Jan. '06



5 Hybrids with different matrices under test
all 450 μm thick

- : DESY test beam with 1- 6 GeV e-
- : Bonn ATLAS telescope system:
double sided strip detectors, 300 μm
pitch 50 μm (no intermediate strips)

| Name | Wafer | Type | Pixelsize (μm) |
|---------|---------|---------------------|-----------------------------|
| Hyb1B | W09 O03 | CCG nonHE rec small | 33 \times 23.75 |
| Hyb1A | W11 J12 | CCG HE rec small | 33 \times 23.75 |
| Hyb2A | W11 B03 | CCG HE rec small A | 36 \times 22 |
| HybMun1 | | CCG nonHE rec small | 33 \times 23.75 |
| HybGCG | | GCG nonHE | 36 \times 28.5 |


- : bias scans (\rightarrow cluster size)
- : energy scans (\rightarrow resolution)
- : different readout modes...

Some results \rightarrow


● Testbeam at DESY, Jan. '06




Signal all pixels all events



Number of pixel 3x3





Signals 3x3



- Clock 50 Mhz ... but ...
- Read all channels (no zero suppression)
- ~ 800 μ s/frame (64 rows) \rightarrow ~ 12 μ s/row
- Sample-clear-sample: ~ 240 ns
- Clear duration 20ns

- $S/N \approx 114$ (for 450 μ m sensor!)
 - Noise about 250 - 300 e^- ENC
Usual suspects: system x-talk
CURO, external I2V converter...
- There is still room for improvement

● Efficiency & Position resolution



$$\text{Efficiency} = \frac{\text{Number of tracks with cluster}}{\text{Total number of tracks}}$$

$$\text{Purity} = \frac{\text{Number of clusters with track}}{\text{Total number of clusters}}$$

For 5 σ seed cut

- Efficiency \approx 99.8%
- Purity \approx 99.6 %

After corrections for MS (6GeV electrons!!)
 Position resolution about 3 - 5 μm
 (for 33x23.75 μm^2 pixels)

● In Summary....



.... there is so much more to be say and to present but I have to stop here.


The new generation of DEPFETs developed for

- space based X-spectroscopy and imaging
- vertexing at future collider experiments



is ready to go for the next round, i.e. the production of larger matrices in 2006

Backup slides


● Processing thin detectors




b) wafer bonding and grinding/polishing of top wafer



d) anisotropic deep etching opens "windows" in handle wafer




- Energy resolution: best value



“Frontside” illumination:
Source illuminates electronic side

Energy resolution:
126 eV FWHM @ Mn-Ka Line
corresponding to 4.9 e⁻ ENC



“Backside” illumination:
Source on top of entrance window

Energy resolution:
132 eV FWHM @ Mn-Ka Line
corresponding to 6.6 e⁻ ENC

● WFI requirements



Device dimensions

- Device active area $10.4 \times 10.4 \text{ cm}^2$
- Monolithic sensor integrated onto a single wafer
- Device thickness $450 \text{ }\mu\text{m}$
- Pixel size $100 \times 100 \text{ }\mu\text{m}^2$
- Total 1024×1024 pixel cells

Quantum efficiency

- Thin homogeneous entrance window
- Fill factor = 1
- QE @ C-K α (282 eV) 90 %
- QE @ Si-K α (1740 eV) 100 %
- QE @ Cu-K α (8050 eV) 100 %
- QE @ 10 keV 96 %
- QE @ 20 keV 45 %

Spectroscopy

- Energy resolution @ Mn-K α 125 eV
- Energy resolution @ C-K α 50 eV
- System noise 3-5 e⁻ ENC

Readout timing

- Total readout time / frame 1 - 2 ms
- Processing time per detector row 2.5 - 4 μs
- Total raw data rate 2 GByte / s



● Measurement of clear efficiency

- Drain readout setup
- Clear pulse lengths > 150 ns feasible with setup
- Clear process by diffusion & drift
- Charge injection by laser in one cycle
- Number of dark cycles follow
- Observation of dc levels at pixel output
- Sampling before and after the laser signal and after the first clear




Case of incomplete clear:

- Pixel in dynamic equilibrium
- Different dc levels after each clear
- No saturation of dc levels

Result: Pulse height spectrum



Leakage current and g_q



non-irradiated:
Leakage current into the internal gate:
 $I_{Leak} = 5 \text{ fA} \dots 22 \text{ fA}$

Internal amplification
 $g_q = 350 \text{ pA/e-}$

912 krad ^{60}Co :
Leakage current into the internal gate:
 $I_{Leak} = 156 \text{ fA}$

Internal amplification
 $g_q = 335 \text{ pA/e-}$

Module Concept/Power Consumption



Total power consumption of the vtx-d in the active region (TDR design, 25 μm pixel)

DEPFET matrix only:

$$1^{\text{st}} \text{ layer} : 2 \text{ rows active, } 30 \mu\text{A} \cdot 5\text{V} \cdot 650 \cdot 2 \cdot 8 = 1.6 \text{ W}$$

$$2^{\text{nd}} \dots 5^{\text{th}} \text{ layer: } 1 \text{ row active, } 30 \mu\text{A} \cdot 5\text{V} \cdot 1100 \cdot 1 \cdot 112 = 18.5 \text{ W}$$

Steering chips: assuming 0.15 mW for an inactive, 300 mW for an active channel

$$1^{\text{st}} \text{ layer} : [(4998 \cdot 0.15 \text{ mW}) + (2 \cdot 300 \text{ mW})] \cdot 8 = 10.8 \text{ W}$$


$$2^{\text{nd}} \dots 5^{\text{th}} \text{ layer: } [(6249 \cdot 0.15 \text{ mW}) + (1 \cdot 300 \text{ mW})] \cdot 112 = 138.6 \text{ W}$$

$$\Sigma \text{ active region} \approx 170 \text{ W}$$

$$\% \text{ duty cycle ILC } 1/200 \rightarrow \approx 0.9 \text{ W}$$

r/o chips (current version): 2.8 mW/chn.

$$\text{for the whole vtx-d: } \approx 2 \text{ W}$$



- Clear Gate after irradiation (^{60}Co)

